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Abstract ²The change rate of the DC reactor voltage 
with predefined protection voltage thresholds is proposed 
to provide fast and accurate DC fault detection in a 
meshed multi-terminal HVDC system. This is equivalent to 
the measurement of the second derivative of the DC 
current but has better robustness in terms of EMI noise 
immunization. In addition to fast DC fault detection, the 
proposed scheme can also accurately discriminate the 
faulty branch from the healthy ones in a meshed DC 
network by considering the voltage polarities and 
amplitudes of the two DC reactors connected to the same 
converter DC terminal. Fast fault detection leads to lower 
fault current stresses on DC circuit breakers and 
converter equipment. The proposed method requires no 
telecommunication, is independent of power flow direction, 
and is robust to fault resistance variation. Simulation of a 
meshed three-terminal HVDC system demonstrates the 
effectiveness of the proposed DC fault detection scheme. 
 
Index Terms²DC fault protection, DC reactor voltage change 
rate, fault detection, modular multilevel converter (MMC), 
meshed multi-terminal HVDC system. 
 
I.  INTRODUCTION 
or a large multi-terminal HVDC system, in the event of a 
DC fault, it is desirable that the converters connected to 
the healthy DC lines continue operating without disruption 
while the faulty branches are quickly isolated [1-3]. This 
raises the requirement of fast fault detection and faulty line 
identification to isolate the DC fault quickly and accurately.  
In [4, 5], the DC currents are measured at both ends of each 
cable and the current difference is used to detect and locate the 
fault. However, fast telecommunication is required, leading to 
increased cost and reduced reliability considering possible 
communication interruption [6]. To improve fault detection 
reliability, the DC current is measured locally as a backup to 
communication failure [7]. Compared with the fault detection 
approach based on telecommunication, the backup method 
requires longer time to detect the fault and the fault location 
cannot be evaluated accurately.  
A slow handshaking approach is proposed in [8] to avoid 
communication among terminals and to accurately identify the 
faulty branch. The DC switches at both ends of the faulty 
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branch are then commanded to open to isolate the fault. 
However, this method leads to prolonged shut down of the 
complete system due to the slow fault detection and isolation. 
The DC transformer present in [9] can rapidly isolate the fault 
once the fault is detected but though with significant 
additional capital cost and power loss.  
Based on a fault current model, the relationship between 
DC-link voltage and fault distance is derived in [10] to locate 
the fault and avoid the use of telecommunication. However, 
this method can only give a rough indication of the fault 
location and requires solid-state or fast hybrid DC circuit 
breakers (DCCBs) to clear the fault in around 1ms. Based on 
the circuit analysis of the capacitor discharge stage, the fault 
location approach discussed in [11] is capable of accurately 
evaluating the fault distance in a meshed DC network when 
the fault resistance is close to zero. However, with higher 
short-circuit resistance, the estimated fault distance error 
increases significantly. The methods presented in [10] and [11] 
only estimate the fault location but do not consider fault 
detection.  
All the existing fault detection methods that are based on 
the measurements of DC voltage, DC current, or the currents 
flowing through semiconductor devices require considerable 
time period and thus lead to high fault current stresses for the 
stations and circuit breakers. 
The derivative of DC voltage is proposed in [12] to quickly 
detect and locate DC faults in a bipole HVDC grid. However, 
the influence of the arm reactor is not considered and it is 
assumed that the converter output DC voltage remains 
unchanged immediately following a DC fault. In addition, 
high DC voltage derivative is observed when the fault is 
cleared by circuit breakers, resulting in interference to the 
protection controller. In [13], the DC current derivative is used 
to detect a DC fault. However, a DC capacitor is connected at 
the station terminal to support the DC voltage and the circuit 
breaker opening time is not considered. The severe transients 
following fault clearance may also falsely trigger protection 
on adjacent healthy DC cables.  
Traveling waves are introduced in [14] and the 
multiplication of DC voltage and current derivatives are used 
to detect a DC fault without communication. However, it 
requires the calculation of both voltage and current derivatives 
that can be affected by measurement noise etc. Reference [15] 
proposes methods for continuous operation of a multi-terminal 
HVDC system during a DC fault and introduces a meshed 
three-terminal HVDC system with DC reactors on each end of 
the DC cables. However, the detailed fault detection approach 
is not presented. 
This study focuses on fast and accurate DC fault detection 
and location in a meshed multi-terminal HVDC system based 
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on DC reactor voltage change rate. Fault location in this work 
means the discrimination of the faulty branch from the healthy 
ones in order to correctly open the DCCBs which are 
connected to the faulty cables. The paper is organized as 
follows. In Section II, the fault detection theory by measuring 
the voltage across the DC terminal reactor is introduced. DC 
fault detection in a meshed three-terminal HVDC system is 
discussed in Section III, considering the arm reactor influence. 
Fast, accurate, and robust DC fault detection using the 
proposed methods is presented in Section IV. The proposed 
DC fault detection scheme is assessed in Section V and finally, 
Section VI presents the conclusions of the study. 
II.  FAULT DETECTION THEORY WITH DC TERMINAL 
INDUCTANCES 
 
Fig. 1.  Modular multilevel converter (MMC) with DC terminal reactors. 
 
In normal operation, the converter generates the rated DC 
voltage VDC and the voltages across the upper and low arm 
reactors (Larm) and each of the two terminal reactors (LT), as 
shown in Fig. 1, can be assumed to be zero: 
 1u l DC Tv v V v v     (1) 
 0Larm LTv v   (2) 
where vu and vl are the upper and lower arm voltages 
respectively; vT is the MMC terminal voltage; v1 is the DC 
voltage after the DC reactors; vLarm is the total voltage across 
the two arm reactors on each phase; and vLT is the voltage 
across the terminal reactor LT.  
After a DC fault occurs, the stations initially remain 
operational before converter fault detection. The DC fault 
results in rapid reduction of v1 and high DC voltages are 
imposed on the arm reactors Larm (vLarm>0) and the terminal 
reactors LT (vLT>0). At the initial fault stage, the DC 
components dominate the fault arm currents [15]. The MMC 
terminal voltage vT drops below the rated DC voltage VDC and 
the converter continues producing VDC after the DC fault 
(vT=vu+vl-vLarm, vu+vl=VDC, vTVDC). For the MMC station, 
each arm is a series-connection of Narm submodules (SMs) 
with the SM capacitance of CSM. By using the sorting 
algorithm, the SM capacitor voltages can be balanced in each 
arm and thus the SM capacitors are equally discharged during 
the fault [16-18]. Thus, the equivalent phase capacitance CeP 
in Fig. 2 (a) is obtained as [19]: 
 2 .SMeP armCC N  (3) 
In Fig. 1, the total voltage stress for the two arm reactors on 
each phase can be approximated as: 
 .Larm DC Tv V v   (4) 
The DC fault currents in each phase ifj (j=a, b and c) can be 
regarded as identical and can be expressed as 
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where t0 is the instant when the DC fault occurs. Then the 
upper arm current of phase j is 
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where ij is the AC side current of phase j and IDC is the rated 
DC current.  
The voltage across the terminal reactor causes an increase 
in the DC current iDC as: 
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where vLT is the DC voltage across the station terminal reactor. 
The DC current is the sum of the three-phase arm currents and 
thus (8) can be rewritten according to (6) as: 
 0
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3
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. (9) 
Comparing (8) to (9), the relationship between the voltages 
across the arm and terminal reactors is 
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Substituting (10) into (6) yields 
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(b) 
Fig. 2.  Equivalent DC circuit of a converter station with terminal reactors: (a) 
considering each phase and (b) considering MMC. 
 
As the arm and terminal reactors share the fault DC voltage, 
the following equations are obtained by considering (7) and 
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(10): 
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Thus, the equivalent DC circuit of the station during the fault 
is further simplified as the equivalent capacitance CeS in series 
with the equivalent arm inductance LeS, as shown in Fig. 2 (b). 
The initial capacitor voltage vCeS is the rated DC voltage VDC 
and CeS and LeS are expressed as: 
 
1
363 , .SMeS eP eS armarmCC C N L L    (14) 
Fig. 3 shows the typical waveforms for an 
±400kV/1200MW MMC system during a DC fault at the DC 
cable 250km away from the station at time t0=1s. The voltage 
across the DC terminal reactor LT in steady state is near zero 
but rapidly increases from zero to 10kV in 2.4ms after fault 
initiation as demonstrated in Fig. 3 (d). Thus the voltage 
change across the station terminal reactor is the most sensitive 
variable to a DC fault among the possible local V, I 
measurements. By properly analyzing the voltage across the 
terminal reactor, the fault can be quickly detected. Based on 
this observation, the use of the voltage change across the 
terminal reactor which equals to the second derivative of the 
DC current, is proposed for detecting and locating DC faults at 
the station. 
 
  
Fig. 3.  Alternative measurements for DC fault detection: (a) DC voltage, (b) 
DC current, (c) arm currents, and (d) voltage across the station DC terminal 
reactor. 
III.  DC FAULT DETECTION OF MESHED THREE-TERMINAL 
HVDC SYSTEM 
A.  Meshed Three-Terminal HVDC System  
Fig. 4 shows a typical meshed three-terminal HVDC 
system incorporating DC reactors at each end of the DC cables. 
A symmetric monopole HVDC structure is adopted as its 
interface transformer does not suffer DC voltage stresses in 
normal operation. In addition, this structure is robust to a pole-
to-ground fault, which does not cause steady-state fault 
currents for the test system [20]. The pi section model is 
widely used in the literature to simulate the HVDC cables for 
transient studies [21-27]. To obtain satisfactory simulation 
accuracy, each cable is modeled with 10 pi sections in this 
paper to simulate high frequency behavior during a fault [22, 
28]. The pole-to-pole DC fault is the most serious fault case 
for HVDC systems and is thus considered in this paper [11, 13, 
29, 30]. The parameters of the test system are listed in Table I. 
As MMCs typically use hundreds of submodules per arm in 
HVDC application, it is extremely time consuming to simulate 
the whole system using detailed switching models, which 
considers the switching behavior of the IGBTs/diodes. To 
reduce computation time and accelerate the simulation, 
average models are widely adopted to represent the MMC 
behavior [31-35]. It has demonstrated that such average 
models provide adequate accuracy for DC fault detection 
studies [12, 13, 32, 33] and are thus adopted in this study.  
In Fig. 4, Station S2 regulates the DC voltage of the DC 
network while S1 and S3 import rated active power P1 and P3 
into the HVDC network. When a DC fault occurs at Cable i 
(i=1, 2, or 3), the circuit breakers connected to the faulty cable 
are opened once the fault is detected, whereas the other 
DCCBs on the healthy branches remain closed in order to 
allow continuous power transfer. Strategies for selecting the 
correct DCCBs to open will be discussed in this paper. The 
DCCBs are modeled with an opening time of 2ms [12, 20, 36, 
37] and all the DC terminal reactors are set at 200mH in this 
study to limit the fault current and also to be used for fault 
detection.  
TABLE I 
Nominal Parameters of the Modeled Test System. 
PARAMETER NOMINAL VALUE 
DC-link voltage ±400kV 
Power rating of stations S1, S2 and S3 700MW, 1200MW, 500MW 
Number of SMs per arm 380 
SM capacitor voltage 2.105kV 
Arm inductance 0.05p.u. 
Interface transformer ratio 400kV/480kV 
Interface transformer leakage inductance 0.2p.u. 
Number of DC cable pi sections 10 
R, L and C of DC cables 10PNP, 0.56mH/km, 
0.26µF/km 
DC terminal reactor 200mH 
 
B.  Fault Detection Indicator  
As previously described, the change rate of the DC reactor 
voltage can provide a fast and accurate detection of a DC fault 
in a HVDC system. In the proposed scheme, a time interval ǻt 
for the voltage across the terminal reactor to rise from an 
initial threshold VLTt1 to the protection threshold VLTt2 is used 
to depict the derivative of DC reactor voltage: 
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With predefined thresholds VLTt1 and VLTt2, the derivative of 
the DC reactor voltage is determined by the time interval ǻt. 
By monitoring ǻt, the change rate of the DC reactor voltage is 
used to provide faster fault detection, location, and isolation, 
yielding low fault current stresses on converter components 
and circuit breakers.  
To improve robustness of the proposed scheme, the 
minimum fault detection time is introduced. The voltage 
across the DC reactor is measured continuously and only a 
fault detection that lasts longer than a minimum fault detection 
time is valid. In other words, if the time interval ǻt is less than 
the minimum fault detection time, it is considered as false and 
there is no fault protection activation. This would avoid 
potential EMI issues and thus the proposed DC fault detection 
approach can be more robust than the method presented in 
[12-14] where the instantaneous measurements could 
potentially trigger a false detection. 
As shown in (15), the time interval ǻt also depicts the 
behavior of the second derivative of the DC current. The 
proposed scheme is thus similar to the measurement of the 
second derivative of the DC current but has better robustness 
in terms of EMI noise immunization.  
In a multi-terminal HVDC system, it is required for stations 
to distinguish a relevant fault from an irrelevant fault [38]. 
Taking station S1 as an example, the fault at Cable 2 does not 
trigger the protection action and is an irrelevant fault for S1. 
However, for the fault on Cable 1 or 3, which is a relevant 
fault for station S1, the corresponding circuit breakers B12 or 
B13 are required to open to isolate the fault. For a relevant fault, 
the voltage across the terminal reactor increases faster than 
that during an irrelevant DC fault. Thus, the measured time 
interval ǻt is shorter for relevant fault compared to irrelevant 
fault, and a time threshold can be used to distinguish the two 
faults, as will be detailed in Section IV A.  
Compared to over-current based fault detection method, the 
proposed strategy is particular effective when the initial DC 
current in a converter has opposite direction to the fault 
current. Under such operation conditions, the DC current and 
the DC component of the arm current reverse and cross zero 
after fault occurrence and consequently, it takes them much 
longer to reach the over-current threshold, resulting in a 
slower fault detection. However, the proposed detection 
scheme is based on terminal reactor voltage change rate which 
is independent to power flow direction. 
C.  Influence of Arm Inductance on the Fault Detection 
In the meshed three-terminal HVDC system shown in Fig. 
4, two DC reactors are connected at each pole of the stations. 
Its DC fault detection is different to that in a radial system and 
the influence of the arm inductance needs to be considered.  
A pole-to-pole DC fault at the terminal T31 in Fig. 4 is 
considered here to illustrate the influence of the arm 
inductance on fault detection. After fault occurrence at t=t0, 
the station S3 and the non-fault Cable 2 are discharged through 
the circuit as depicted by Fig. 5, where CeC is the equivalent 
capacitor on the terminal of Cables 2 with the voltage of vCeC 
and  
 
1 1
2 20 0( ) ( ) .CeC CeS DCv t v t V   (16) 
 
Fig. 5.  Single pole equivalent circuit at the station terminal with a pole-to-
pole DC fault at T31 in the meshed three-terminal HVDC network as 
illustrated in Fig. 4. 
 
The voltages across the reactors during normal operation 
are approximately zero: 
 
1
231 0 32 0 0( ) ( ) ( ) 0.L L Larmv t v t v t      (17) 
A DC fault at the station terminals results in the immediate 
increase of the voltage across the reactors, as the rated DC 
voltage is shared between the arm reactors and the DC 
reactors at the station terminal immediately following the fault 
as: 
1 1
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In addition to the DC reactor voltage v31, the voltage v32 
across the DC reactor L32 also increases immediately, due to 
the equivalent arm inductance LeS. This results in short time 
interval ǻt for the adjacent healthy branch (Cable 2, Fig. 4) 
and the corresponding circuit breakers B32 would be falsely 
opened. To suppress the influence of the arm inductance and 
avoid false fault detection, the voltage polarities and 
amplitudes of the two DC reactors are considered in the fault 
detection in a meshed network. 
 
 
 
Fig. 6.  Voltages across the reactors at the station terminals in a meshed three-
terminal HVDC network, with a pole-to-pole DC fault applied at T31: (a) DC 
reactor voltage vL31, (b) DC reactor voltage vL32, and (c) difference between 
DC reactor voltages (vL31- vL32). 
 
 
Following the fault, the voltage across the reactor on the 
faulty branch increases rapidly and becomes greater than that 
on the healthy branch. In addition, the DC reactor voltages of 
the faulty and healthy branches are positive and negative 
respectively, as depicted by (19) and (20). Based on these 
observations, only a positive, higher amplitude DC reactor 
voltage is considered as the thresholds VLTt1 and VLTt2 in (15). 
By comparing the amplitudes and polarities of the two locally 
accessible DC reactor voltages, potential false fault detection 
caused by the arm reactors is avoided in a meshed HVDC 
system and the faulty branch can be identified quickly. Thus, 
the DC circuit breakers connected with the faulty branch can 
be quickly opened to isolate the fault.  
As shown in Fig. 6, all the reactor voltages prior to the fault 
are approximately zero. After a pole-to-pole DC fault occurs 
at T31 at t0=1s, the voltages across the station DC terminal 
reactors increase from zero to 360kV and -40kV respectively, 
which are in agreement with (19) and (20).  
IV.  SENSITIVITY, ACCURACY, AND ROBUSTNESS 
CONSIDERATION 
A.  Discrimination of the Faulty Branch from the Healthy 
Ones in a Meshed DC Network 
To discriminate the faulty branch from the healthy ones, the 
time threshold needs to be properly set such that the fault can 
be quickly detected and the corresponding DCCBs can be 
correctly commanded to open.  
Station S1 is considered here to illustrate the proposed fault 
detection and location method when a pole-to-pole DC fault 
occurs at different locations in the test model. As shown in Fig. 
7, where the threshold voltages VLTt1 and VLTt2 are set at 5kV 
and 10kV respectively, ǻt is less than 100µs for all the 
relevant fault cases, whilst ǻt is great than 270µs during an 
irrelevant cable fault. Thus the threshold of fault location 
indication time is set at 180µs in this study. If the time interval 
ǻt is less than the threshold 180µs, it indicates that the fault 
occurs on the relevant cable and the DCCBs connected on the 
faulty branch shall be commanded to open, according to the 
aforementioned principle in Section III C. If ǻt is longer than 
180µs, the station remains operational and no protection 
action is activated.  
 
 
Fig. 7.  Fault location indication tLPHǻt of station S1 when a fault occurs at 
relevant (Cables 1 and 3) and irrelevant cables (Cable 2). 
 
Fig. 8 displays the fault detection time of station S1 when a 
fault occurs on different cables. When the fault is applied at 
the terminal T13 in Fig. 4, it only takes microseconds for S1 to 
detect the relevant fault. With the increase of distance to 
station S1, the detection time for a relevant fault increases, as 
illustrated in Fig. 8. However, all the relevant fault can be 
detected in less than 1.4ms at S1, much short than the 
conventional approaches that measure DC voltage or current 
[4, 5, 7, 8, 39].  
 
 
Fig. 8.  Fault detection time of station S1 when a fault occurs on different 
cables. 
 
When a fault is applied at Cable 2 (irrelevant fault for 
Station S1), the longest fault detection time of S1 is 3.4ms as 
shown in Fig. 8. As an irrelevant fault does not impose the 
station to overcurrent risk, S1 needs to remain operational and 
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no DCCB actions are required at the S1 terminal. As a result, 
the relatively long irrelevant fault detection time (3.4ms) has 
no negative effect on the system performance during a DC 
fault.  
The fault detection times of the test system in Fig. 4 are 
listed in Table II. Considering the fault at the middle point of 
Cable 3, the DC reactor voltage of station S1 reaches the 
threshold voltages 5kV and 10kV after 510µs and 560µs 
respectively from fault initiation and the corresponding 
indication time ǻt is 50µs, shorter than the threshold of 180µs. 
Thus, a relevant fault is reported after 560µs from fault 
occurrence and circuit breaker B13 is commanded to open. Due 
to the same distance to the fault location, the fault detection 
time of station S3 is identical to that of S1. For station S2, an 
irrelevant fault is reported 2495µs after fault initiation since 
the indication time ǻt is longer than 180µs, leading to its 
continues operating. 
As shown in Table II, all the selected fault cases can be 
detected quickly while the fault location is accurately 
identified. The longest relevant fault detection time, after 
which the circuit breaker on the fault branch is commanded to 
open, is less than 1.4ms. Considering the operational speed of 
the control system in real applications, the aforementioned 
minimum fault detection time is set at 50µs to avoid false fault 
detection caused by EMI, etc. 
 
 
 
 
TABLE II 
Fault Detection Time of the Mesh HVDC Network with DC Cables. 
FAULT LOCATION Terminal T13 
Terminal 
T12 
Terminal 
T21 
Terminal 
T23 
Terminal 
T32 
Terminal 
T31 
Middle 
point of 
Cable 3 
Station 
S1 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt1 (µs) 5 5 1035 2400 2095 1280 510 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt2 (µs) 5 5 1125 2805 2375 1345 560 
Fault location indication tLPHǻt (µs) 0 0 90 405 280 65 50 
Station 
S2 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt1 (µs) 2230 1035 5 5 685 1505 2220 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt2 (µs) 2545 1125 5 5 745 1780 2495 
Fault location indication tLPHǻt (µs) 315 90 0 0 60 275 275 
Station 
S3 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt1 (µs) 1280 2190 1705 685 5 5 510 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt2 (µs) 1345 2495 2130 745 5 5 560 
Fault location indication tLPHǻt (µs) 65 305 425 60 0 0 50 
 
 
 
 
 
B.  Influence of Short-circuit Resistance and Power Reversal 
As being demonstrated, the proposed schemes can detect 
and locate a solid pole-to-pole DC fault quickly and accurately 
when the short-circuit resistance is almost zero. This section 
assesses the DC fault detection performance for different 
short-circuit resistances. The potential impact of maximum 
power reversal under normal operation on fault detection is 
also tested. 
The approach in [11] evaluates the fault with zero short-
circuit resistance, while for a fault with considerable short-
circuit resistance, significant errors are introduced into the 
evaluation results. The proposed fault detection methods only 
monitor the local DC reactor voltages and are independent of 
the voltage at fault location. Thus, they are insensitive to 
different short-circuit resistances, yielding high reliability.  
As shown in Table III, due to the short-circuit resistance 
between the positive and negative poles, it takes longer for the 
DC reactor voltage to increase to the thresholds (5kV and 
10kV) than that with zero short-circuit resistance shown in 
Table II. However, the fault location indication time ǻt of 
stations S1 and S3 is still lower than the preset threshold 
(180µs), even with 1000ȍ (1p.u.) short-circuit resistance. This 
indicates a DC fault with large short-circuit resistance can still 
be detected quickly and accurately by the proposed detection 
scheme.  
 
TABLE III 
Detection Time When a Pole-to-pole DC Fault Is Applied at T31 with 
Different Short-circuit Resistances, Where the Base Power and Voltage Are 
700MW and ±400kV Respectively. 
 
Short-circuit 
resistance:  
ȍ (0.1p.u.)  
Short-circuit 
resistance:  
1000ȍ (1p.u.) 
Short-circuit power: 
6400MW 
Short-circuit power: 
640MW 
Station S1 
ǻt1 (µs) 1360 1585 
ǻt2 (µs) 1430 1675 
ǻt (µs) 70 90 
Station S2 
ǻt1 (µs) 1635 6820 
ǻt2 (µs) 1975  
ǻt (µs) 340  
Station S3 
ǻt1 (µs) 5 15 
ǻt2 (µs) 10 35 
ǻt (µs) 5 20 
 
 
With 1000ȍ (1p.u.) short-circuit resistance, the terminal 
reactor voltage of station S2 is always lower than 10kV and the 
fault location indication time ǻt can not be measured 
(becomes infinite in theory). Hence no relevant fault is 
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detected and S2 remains operational. The time ǻt1 for the 
reactor voltage to increase to the initial threshold (5kV) needs 
to be reset if the reactor voltage is always lower than the 
protection threshold (10kV) after a considerable measurement 
period. 
During a power reversal, the DC current changes direction 
and considerable voltage could appear across the DC reactors. 
Fig. 9 shows the DC reactor voltage where the power is 
reversed at a rate of 24GW/s, much higher than that would be 
experienced in real systems. As demonstrated in Fig. 9 (b), the 
voltage across the station terminal DC reactor is much lower 
than the thresholds 5kV and 10kV using the proposed 
approach even with such a fast power reversal. As a result, no 
fault is reported and false detection is avoided even with such 
a fast reversal rate.  
 
  
Fig. 9.  Simulated waveforms with power reversal from 1.2GW to -1.2GW 
from t=0.5s to t=0.6s: (a) DC current and (b) voltage across the station 
terminal DC reactor. 
C.  Interference by Circuit Breaker Opening 
The opening of DCCBs can affect the change rate of the 
DC reactor voltage. However, as shown below, this is unlikely 
to cause the false action of the circuit breakers on the healthy 
branches by using the proposed scheme. 
After fault initiation, the voltage across the DC terminal 
reactor rapidly increases from zero. The proposed method uses 
a time interval ǻt for the voltage across the terminal reactor to 
rise from an initial threshold VLTt1 (5kV) to the protection 
threshold VLTt2 (10kV) to depict the derivative of the DC 
reactor voltage. If the measurement indicates an irrelevant 
fault, further calculation of the voltage change rate for the DC 
reactors connected to the healthy branches is disabled and no 
further action will be taken so as to avoid any potential false 
trigger during the transient caused by the opening of DCCBs 
on the remote faulty branches. 
D.  Comparison between the Proposed and Other Derivative 
Measurement Based Methods 
The proposed fault detection scheme and other approaches 
that use the measured DC voltage derivative [12] or DC 
current derivative [13] all require no telecommunication. 
However, the proposed method has better performance than 
the others considering the detection speed, accuracy, reliability, 
and robustness. 
In the proposed scheme, the change rate of the DC reactor 
voltage equivalent to the second derivative of the DC current 
is monitored with predefined protection voltage thresholds, to 
ensure faster fault detection capability. As shown in Fig. 3 (b), 
the fault is detected at 2.4ms after fault initiation whereas the 
DC current is still much lower than 2pu. This indicates the 
proposed method can detect the fault earlier than the scheme 
measuring DC current derivative in [13], where the DC 
current peak is close to 5pu. 
In a meshed HVDC system, false fault detection caused by 
the arm reactors can be avoided by comparing the amplitudes 
and polarities of the locally accessible DC reactor voltages, 
yielding accurate fault detection with high reliability. By 
introducing the minimum fault detection time, the proposed 
scheme has better EMI noise immunization compared to the 
approaches in [12] and [13] where the instantaneous 
measurements could trigger a false detection, leading to higher 
reliability and better robustness.  
To measure the DC reactor voltage, additional voltage 
dividers are required in the presented approach though their 
costs are trivial when compared to the total cost of a HVDC 
project especially when considering the fast and accurate fault 
detection capability of the proposed scheme.  
V.  PERFORMANCE EVALUATION 
The proposed DC fault detection scheme is assessed using 
the meshed three-terminal HVDC model shown in Fig. 4. The 
simulated scenarios assume a permanent pole-to-pole DC fault 
at T31 at time t0=1s, as illustrated in Fig. 4. The results with the 
proposed approach are compared to those obtained using 
conventional approach, where the protection threshold of the 
arm current peak is set at 2p.u. The detailed comparison is 
listed in Table IV and shown in Figs. 10-13. 
 
TABLE IV 
Comparison between the Proposed Scheme and Conventional Approach 
during a DC Fault at T31. 
 
Conventional 
approach 
Proposed 
scheme 
Fault detection 
time 
Station S1 2.863ms 1.345ms 
Station S2 N/A 1.780ms 
Station S3 1.458ms 0.05ms 
Station status 
Station S1 blocked operational 
Station S2 operational operational 
Station S3 blocked blocked 
Current peak 
of DCCB 
DCCB B31 3.5kA 2.5kA 
DCCB B13 5.7kA 4.9kA 
Energy 
absorbed by 
DCCB 
DCCB B31 3.4MJ 1.6MJ 
DCCB B13 8. 6MJ 5.9MJ 
Maximum i2(t)dt of arm 
currents in station S3 4.3kA
2s 3.1kA2s 
 
A.  Station S3 
Fig. 10 compares the arm currents of station S3 using the 
two methods indicating significant reduction by the proposed 
one. According to the proposed approach, S3 detects the fault 
and identifies it as a relevant fault on Cable 3 after 0.05ms 
from fault initiation, faster than conventional approach 
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(1.458ms), as listed in Table IV. Then the circuit breaker B31, 
connected on the faulty branch at the station terminal, is 
commanded to open in order to isolate the fault whilst station 
S3 continues operating. Due to the nearest fault location and 
the required opening time of the circuit breaker (2ms), the 
peak arm current of S3 reaches the current protection threshold 
(2p.u.) before the fault is isolated by B31 and the converter is 
immediately blocked to protect the switches.  
 
 
Fig. 10.  Arm currents of station S3 with: (a) conventional fault detection and 
(b) proposed scheme. 
 
 
Fig. 11.  Currents flowing through DC circuit breakers with the conventional 
fault detection approach and the proposed scheme: (a) breaker B31 and (b) 
breaker B13. 
 
The calculated maximum i2(t)dt of the fault currents 
flowing through the anti-parallel diodes after the blocking of 
station S3 until the fault isolation by B31 are 3.1kA2s for the 
proposed method and 4.3kA2s for the conventional approach, 
as indicated in Table IV. 
The DC current flowing through the circuit breaker B31 
continues to increase following the fault and reaches a peak of 
2.5kA, lower than that with conventional approach (3.5kA), as 
shown in Fig. 11 (a). Compared to the conventional approach, 
the reduced fault detection time by the proposed method leads 
to lower DC breaking current and hence reduced energy 
absorption for B31 (1.6MJ compared to 3.4MJ for the 
conventional approach), as can be seen in Table IV. 
B.  Station S1 
Station S1 detects the fault on Cable 3 after 1.345ms from 
the fault initiation. Then circuit breaker B13 is commanded to 
open to isolate the fault with the opening time of 2ms. 
Benefiting from the fast fault detection ability of the proposed 
approach, the arm current peak is lower than the current 
protection threshold of 2p.u. and S1 remains operational to 
transfer power, as can be seen in Fig. 12 (b). In contrast, 
station S1 would have to be blocked due to overcurrent 
resulted from slower fault detection and isolation if 
conventional method was to be adopted, Fig. 12 (a). 
Similar to station S3, the fault is isolated earlier at terminals 
of station S1 by circuit breaker B13, yielding reduced capacity 
of B13, as evident in Fig. 11 (b) and Table IV.  
 
 
Fig. 12.  Arm currents of station S1 with: (a) conventional fault detection and 
(b) proposed scheme. 
C.  Station S2 
 
Stations S2 detects the fault after 1.505ms from the fault 
initiation and identifies it as an irrelevant fault at 1.00178s (i.e. 
1.78ms after fault initiation) using the proposed approach. 
Thus S2 remains operational to transfer power as seen in Fig. 
13 (b). 
The simulation results show that fast, accurate, and robust 
DC fault detection and location can be achieved by the 
proposed scheme. This reduces the DCCB requirement and the 
fault current stress on the converter semiconductors, while the 
power transfer between stations S1 and S2 can continue.  
 
 
Fig. 13.  Arm currents of station S2 with: (a) conventional fault detection and 
(b) proposed scheme. 
VI.  DISCUSSION 
A.  Fault Detection of HVDC Network with Both DC Cable 
and Overhead Line (OHL)  
To validate the effectiveness of the proposed scheme for 
the DC network with both DC cable and OHL, the 
transmission line between stations S1 and S3 (Cable 3) in Fig. 4 
is replaced by a 150km OHL. The parameters of the OHL are 
adopted from those suggested in the CIGRE B4 DC Grid Test 
System: 11.4PNP, 0.9356mH/km, and 0.0123µF/km [40]. 
All the other parameters and operation condition remain 
unchanged from previous studies. 
The fault propagates faster along the OHL than the cables 
due to the smaller capacitance and the fault can be detected 
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earlier. Thus, the threshold of fault location indication time 
needs to be reduced for the DC reactor on the OHL, to 
discriminate the faulty branch from the healthy ones. In the 
tested HVDC network, the threshold times are set at 130µs 
and 45µs for the DC reactors connected to the DC cable and 
OHL, respectively. 
As mentioned in Section III C, the two locally accessible 
DC reactor voltages are compared and only a positive, higher 
amplitude DC reactor voltage is considered as the thresholds 
VLTt1 and VLTt2. When the positive, higher amplitude voltage is 
measured across the DC reactor on the OHL, the time interval 
ǻt is compared to the threshold time of 45µs. If ǻt is less than 
the threshold 45µs, it indicates that the fault occurs on the 
relevant OHL. Otherwise, the fault is located on the irrelevant 
DC cable, and thus the station keeps operating and no 
protection action is activated. When the voltage across the DC 
reactor on the DC cable is positive and has higher amplitude, 
the time interval ǻt is compared to the threshold time of 130µs 
to discriminate the relevant faults from the irrelevant ones. 
The fault detection times of the tested model with both DC 
cable and OHL are listed in Table V, where the shaded parts 
indicate the positive, higher amplitude voltage is measured 
across the DC reactor on the OHL (L13 and L31 for stations S1 
and S3 respectively). The fault location indication time ǻt is 
less than the threshold 45µs for all the relevant OHL fault 
FDVHVZKLOVWǻt is great than 45µs during an irrelevant fault. 
Similarly, the relevant faults can be identified from the 
irrelevant ones when the positive, higher amplitude voltage is 
measured across the reactor on the DC cable (unshaded parts 
in Table V). The fault in the meshed HVDC network with 
both OHL and DC cable can still be fast detected and 
accurately located by the proposed scheme. 
 
TABLE V 
Fault Detection Time of the Mesh HVDC Network with Both DC Cable and OHL. 
FAULT LOCATION Terminal T13 
Terminal 
T12 
Terminal 
T21 
Terminal 
T23 
Terminal 
T32 
Terminal 
T31 
Middle 
point of 
OHL 
Station 
S1 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt1 (µs) 5 5 1290 1660 565 345 135 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt2 (µs) 5 5 1355 1740 635 365 145 
Fault location indication tLPHǻt (µs) 0 0 65 80 70 20 10 
Station 
S2 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt1 (µs) 1910 1285 5 5 845 1505 1655 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt2 (µs) 2100 1350 5 5 890 1795 1850 
Fault location indication tLPHǻt (µs) 190 65 0 0 45 290 195 
Station 
S3 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt1 (µs) 345 590 2280 850 5 5 135 
Time for reactor YROWDJHWRLQFUHDVHWRN9ǻt2 (µs) 365 670 2390 895 5 5 145 
Fault location indication tLPHǻt (µs) 20 80 110 45 0 0 10 
 
 
B.  Consideration of Different DC Terminal Inductances 
To test the sensitivity of the proposed scheme with 
different DC terminal inductance, the inductance of all the DC 
terminal reactors is reduced from 200mH to 100mH, whist all 
the other parameters and operation condition are the same as 
that presented in Section III A. 
Station S1 is considered to demonstrate the influence of the 
DC reactor on the fault detection. With smaller DC terminal 
inductance (from 200mH to 100mH), the maximum fault 
location indication tLPHǻt for a relevant fault (at Cables 1 and 
3) is reduced from 90µs to 65µs, and the minimum ǻt for an 
irrelevant fault (at Cables 2) is lowered from 275µs to 185µs. 
Although the difference between the relevant and irrelevant 
fault location indication tLPH ǻt is reduced from 185µs 
(275µs-90µs) to 120µs (185µs-65µs), the fault can still be 
identified with smaller DC reactance (100mH), by setting the 
threshold at 125µs. 
VII.  CONCLUSION 
The change rate of DC reactor voltage with predefined 
protection voltage thresholds is proposed to detect a DC fault 
in a meshed multi-terminal HVDC system with DC reactors 
connected on each end of the DC cables. The fault voltage 
distribution among the DC terminal inductances and the arm 
inductances is analyzed using the parallel-series equivalent 
circuit. The DC reactor voltage is continuously monitored to 
quickly and accurately detect and discriminate the fault. All 
the measurements are local and no telecommunication is 
required, yielding high reliability and low cost. The proposed 
approaches provide fast DC fault detection and location and 
thus the fault can be isolated quickly and reliably. This leads 
to reduced fault current stress on stations and circuit breakers. 
The methods are also independent of the power flow direction 
and a DC fault with significant short-circuit resistance can be 
detected and discriminated quickly and accurately. The 
proposed methods provide an attractive approach with high 
robustness and reliability for application in future meshed 
multi-terminal HVDC systems.  
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